IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

Part I: Introduction

Shay Gueron University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron

## The team

- This software optimization project is joint work
  - Shay Gueron and Vlad Krasnov
- Shay Gueron
  - Assoc. Professor at the department of mathematics, University of Haifa, Israel
    - <u>shay@math.haifa.ac.il</u>
  - Intel Principal Engineer, Intel Corporation, Israel Development Center, Haifa, Israel
- Vlad Krasnov
  - Intern, Intel Corporation, Israel Development Center, Haifa, Israel
  - Student, Department of Computer Science, Technion I.I.T

Indocrypt 2011. Tutorial. Shay Gueron

# Optimizing cryptographic primitives

- Why?
  - The need for end-to-end security in the internet, constantly increases the world-wide number (and percentage) of SSL/TLS connections.
  - Why aren't all connections https://?
    - The costs
  - Cryptographic algorithms that support secure communications become a critical computational load for servers
    - Therefore an important target for optimization.

Indocrypt 2011. Tutorial. Shay Gueron

# Optimizing cryptographic primitives

- What are we doing to see today?
  - Discuss techniques for speeding up the software performance of several cryptographic primitives
  - Target the ubiquitous x86 64 architectures
    - Used in most server platforms
  - Optimizations for the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup>
     Processor Family (Codename "Sandy Bridge")
    - <u>http://software.intel.com/en-us/articles/sandy-bridge/</u>
    - Intel<sup>®</sup> 64 and IA-32 Architectures Optimization Reference Manual <u>http://www.intel.com/content/dam/doc/manual/64-ia-32-</u> architectures-optimization-manual.pdf

Indocrypt 2011. Tutorial. Shay Gueron

## Optimizing cryptographic primitives

- Results to be shown
  - AES in CTR mode at 0.83 C/B
  - AES GCM at 2.59 C/B
    - Compared to 10.42 C/B in non AES-NI implementation
  - SHA-1 at 5.18 C/B (in coming OpenSSL)
     Compared to current 7.79 C/B
  - SHA-256 at 13.64 C/B
    - Compared to 18.4 in OpenSSL
  - SHA-512

5

- RSA1024 at 5908 sign/sec
  - Compared to 3646 sign/sec in OpenSSL 1.0.0e
- RSA2048 at 853 sign/sec
  - Compared to 519 sign/sec in OpenSSL 1.0.0e
- If time permits: some results on RSA authentication

Indocrypt 2011. Tutorial. Shay Gueron



IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

### Part II: Measurements methodology

Shay Gueron

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron



# X86 – the RDTSC instruction

- Read Time Stamp Counter:
  - Reads the time stamp counter directly from cpu into edx:eax registers
  - Provides accurate results for profiling
- Usage:
  - start\_clk = RDTSC
  - Repeat n times { func}
  - end\_clk = RDTSC
  - average\_clk = (end\_clk start\_clk)/n
- We use n = 100,000
  - Even n = 10,000 is good enough...
- Precede with "warm-up" to train cache and branch predictors

5

Indocrypt 2011. Tutorial. Shay Gueron

Code snippet #define REPEAT 100000 #define WARMUP (REPEAT/4) unsigned long long RDTSC\_start\_clk, RDTSC\_end\_clk; double RDTSC\_total\_clk; int RDTSC\_MEASURE\_ITERATOR; int SCHED\_RET\_VAL; \_\_inline unsigned long long get\_Clks(void) unsigned long long ret\_val; \_\_asm\_\_ volatile "cpuid\n\t\ rdtsc\n\t\ mov %%eax,(%0)\n\t\ mov %%edx,4(%0)"::"rm"(&ret\_val):"eax","edx","ebx","ecx" ); return ret\_val; #define MEASURE(x) for(RDTSC\_MEASURE\_ITERATOR=0; RDTSC\_MEASURE\_ITERATOR< WARMUP; RDTSC\_MEASURE\_ITERATOR++)</pre> - { {**x**}; }; PDTSC\_start\_clk = get\_Clks();
for (RDTSC\_MEASURE\_ITERATOR = 0; RDTSC\_MEASURE\_ITERATOR < REPEAT; RDTSC\_MEASURE\_ITERATOR++)</pre> {x}; / RDTSC\_end\_clk = get\_Clks(); RDTSC\_total\_clk = (double)(RDTSC\_end\_clk-RDTSC\_start\_clk)/REPEAT; Indocrypt 2011. Tutorial. Shay Gueron 6



IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

Part III: AES Performance on the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor Family

Shay Gueron University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron





# Optimization for AES on the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup>

- In the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> processor family:
  - The four AES round instructions
    - (AESENC, AESECNLAST, AESDEC AESDECLAST)
    - Throughput of 1 cycle and latency 8 cycles.
- Previous generation 2010 Intel<sup>®</sup> Core<sup>™</sup> processors
  - Throughput of 2 cycles and latency of 6 cycles.
- The 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> offers
  - A two fold increase in the throughput
  - Some slowdown in the latency.

Indocrypt 2011. Tutorial. Shay Gueron



# Throughput vs. Latency

- Latency dominated performance:
  - Perform 10 rounds serially; next round starts only after previous one ended
  - Performance : ~10 x AES-NI latency + 1
- Throughput dominated performance
  - Perform one round on one block; one round on second block ...
  - $-\,$  Once the round completed on first block, issue the second round for all blocks
  - Performance can be "1 round per throughput cycles"
- Software can be written differently to optimize for an architecture
- Parallelization parameter: how many blocks to operate on in parallel?
  - On the 2nd generation Core: optimal parallelization parameter is 8 blocks.
  - $-\,$  On the Previous generation Core: optimal parallelization parameter is 4 blocks

Indocrypt 2011. Tutorial. Shay Gueron

# Parallel vs. Serial modes of operation

- Modes that allow parallelization
  - ECB
  - CTR
  - CBC decryption
  - GCM
- Serial modes
  - CBC encryption

Indocrypt 2011. Tutorial. Shay Gueron

# Example: Optimizing the CTR mode

#### • CTR Pseudo code:

```
IV is a 64bit value
Nonce is a 32bit value
ONE is the value 1 as 32bit in a big-endian notation
CTRBLK := NONCE || IV || ONE
FOR i := 0 to n-1 DO
CT[i] := PT[i] XOR AES(CTRBLK)
CTRBLK := CTRBLK + 1
END
```

```
    Per each block of PT, a counter block is calculated,
encrypted and xored with the PT, to produce CT. The
values of the counter blocks are known in advance,
that's why it is possible to encrypt several blocks
together, in order to improve performance.
```









The performance of AES CBC Encryption on 8 x 1KB buffer in CPU cycles per Byte, Intel® Core™ i7-2600K vs. 4 x 1KB on Intel® Core™ i7-880 Processor, Lower is better





The performance of AES CTR Encryption/Decryption on 1KB buffer in CPU cycles per Byte, Intel® Core™ i7-2600K vs. Intel® Core™ i7-880 Processor, Lower is better

Some numbers (CTR)







The performance of AES ECB Encryption/Decryption on 1KB buffer in CPU cycles per Byte, Intel® Core™ i7-2600K. Encryption of 8 blocks at a time vs. encryption of 4 blocks at a time.



# AES-GCM

- Authenticated encryption: Galois Counter Mode
- Produces a message digest, "Galois Hash" from the encrypted data.
- Used for high performance message authentication.
- In each step: previous Galois Hash value is XOR-ed with the current ciphertext block.
- The result is multiplied in GF(2<sup>128</sup>) with a hash key value.
- GCM uses GF(2<sup>128</sup>) defined by the ("lowest") irreducible polynomial
   g = g(x) = x<sup>128</sup> + x<sup>7</sup> + x<sup>2</sup> + x + 1.





- The multiplication in GF(2<sup>128</sup>) involves carry-less multiplication of 128-bit operands, to generate a 255-bit result (256-bit result with a zero msbit), followed by and reduction modulo the irreducible polynomial g.
- A more optimized software implementations of the GCM mode use a lookup table based algorithm
- Newer implementations uses SSE instructions and "slicing"
   E. Käsper, P. Schwabe
- We use AES-NI and PCLMULQDQ

Indocrypt 2011. Tutorial. Shay Gueron

# Performing Carry-less Multiplication of 128-bit Operands Using PCLMULQDQ

– Algorithm 1

- Step 1: multiply carry-less the following operands: A0 with B0, A1 with B1, A0 with B1, and A1 with B0. Let the results of the above four multiplications be:
- $A_0 \bullet B_0 = [C_1 : C_0], \ A_1 \bullet B_1 = [D_1 : D_0], \ A_0 \bullet B_1 = [E_1 : E_0], \ A_1 \bullet B_0 = [F_1 : F_0]$
- Step 2: construct the 256-bit output of the multiplication [A1:A0] [B1:B0] as follows:
   [A<sub>1</sub>: A<sub>0</sub>]•[B<sub>1</sub>: B<sub>0</sub>] = [C<sub>1</sub>: C<sub>0</sub>⊕C<sub>1</sub>⊕ D<sub>1</sub>⊕ E<sub>1</sub>: D<sub>1</sub>⊕ C<sub>0</sub>⊕ D<sub>0</sub>⊕ E<sub>0</sub>: D<sub>0</sub>]

23

Indocrypt 2011. Tutorial. Shay Gueron

Performing Carry-less Multiplication of 128-bit Operands Using PCLMULQDQ

- Carry-less Karatsuba
- Algorithm 2
  - Step 1: multiply carry-less the following operands: A1 with B1, A0 with B0, and A0 ⊕ A1 with B0 ⊕ B1. Let the results of the above three multiplications be:
     [C1:C0], [D1:D0] and [E1:E0], respectively.
  - Step 2: construct the 256-bit output of the multiplication [A1:A0] [B1:B0] as follows:

 $[A_1 : A_0] \bullet [B_1 : B_0] = [C_1 : C_0 \oplus C_1 \oplus D_1 \oplus E_1 : D_1 \oplus C_0 \oplus D_0 \oplus E_0 : D_0]$ 

Indocrypt 2011. Tutorial. Shay Gueron

# Reduction modulo x<sup>128</sup>+x<sup>7</sup>+x<sup>2</sup>+x+1

#### – Algorithm 4

Denote the input operand by  $[X_3:X_2:X_1:X_0]$  where  $X_3$ ,  $X_2$ ,  $X_1$  and  $X_0$  are 64 bit long each.

**Step 1:** shift  $X_3$  by 63, 62 and 57-bit positions to the right. Compute the following numbers:

 $A = X_3 >> 63;$   $B = X_3 >> 62;$   $C = X_3 >> 57$ 

**Step 2:** XOR *A*, *B*, and *C* with  $X_2$ . Compute a number *D* as follows: D = X<sub>2</sub>^AA^B^C

**Step 3:** shift [X3:D] by 1, 2 and 7 bit positions to the left. Compute the following numbers:

 $[E_1:E_0] = [X_3:D] << 1;$   $[F_1:F_0] = [X_3:D] << 2;$   $[G_1:G_0] = [X_3:D] << 7$  **Step 4:** XOR  $[E_1:E_0], [F_1:F_0]$ , and  $[G_1:G_0]$  with each other and  $[X_3:D]$ . Compute a number  $[H_1:H_0]$  as follows:  $[H_1:H_0] = [X_3 \wedge E_1 \wedge F_1 \wedge G_1:D \wedge E_0 \wedge F_0 \wedge G_0]$ **Return:**  $[X1 \wedge H_1:X \wedge H_0]$ 

25

Indocrypt 2011. Tutorial. Shay Gueron

Bit Reflection Peculiarity of GCM

- Special peculiarity should be taken into account when implementing the GCM mode:
  - The standard specifies that the bits inside their 128-bit double-quadwords are reflected.
- This is not merely the difference between Little Endian and Big Endian notations.
- One approach for way handle the bit reflection peculiarity is to bit-reflect the input to the gfmul function

Indocrypt 2011. Tutorial. Shay Gueron



Indocrypt 2011. Tutorial. Shay Gueron



1/2/2012





# **Aggregated Reduction** • A way to delay the reduction step and apply

- the reducing to the aggregated result only once every few multiplications.
  - Proposed by Krzysztof Jankowski, Pierre Laurent.
- The standard Ghash formula is the following:  $-Y_{i} = [(X_{i} + Y_{i-1}) \bullet H] \mod P$

Indocrypt 2011. Tutorial. Shay Gueron

31



Indocrypt 2011. Tutorial. Shay Gueron







IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

#### Part IV: SHA algorithms Speeding up SHA-1, SHA-256 and SHA-512 on the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processors

Shay Gueron University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron

## Introduction

- SHA1 and SHA2 are widely used set of NIST standard hash functions
- SHA 2 consists of SHA-224/SHA-256/SHA-384/SHA-512
- SHA1 is the fastest (produces 160-bit digests)
- The most popular variants of SHA2: SHA-256 (256-bit digest)
- Surprisingly, SHA-512 (512-bit digest) is faster on modern 64-bit processors
- By truncating the result of SHA-512 to 256bit, it is possible to benefit from the performance of SHA-512 and still save space
  - S. Gueron, S. Johnson, J. Walker. SHA-512/256. IEEE Proceedings of 8th International Conference on Information Technology : New Generations (ITNG 2011), 354-358 (2011).
  - SHA-512 truncation was recently standardized by NIST
- More details in:
  - S. Gueron, "Speeding up SHA-1, SHA-256, SHA-512 on the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core™ Processors" (ITNG 2012)

Indocrypt 2011. Tutorial. Shay Gueron

# SHA1 and SHA2 general flow

- SHA1/SHA2 flows can be viewed as:
  - Init initialize the hash value
  - Update split the message to (equally sized) blocks, and compress (to digest size)
  - Finalize add padding to the last block, and compress the block (or two blocks)
- SHA1/SHA256 operate on 512bit (64byte) blocks
- SHA512 operates on 1024bit (128byte) blocks

Indocrypt 2011. Tutorial. Shay Gueron





# The SHA-1 algorithm - implementation

- OpenSSL implementation: uses the ROL instruction to rotate left by 1/5/30.
- Uses 3-source LEA instruction for the addition: rol(a, 5) + f + e + k + w[i]
- Adding 3 operands in a single instruction

#### Snippet from OpenSSL:

roll	\$5,%edi	
andl	%r12d,%ebx	
movl	%eax,12(%rsp)	
addl	%edi,%ebp	
xorl	%esi,%ebx	
roll	\$30,%r12d	
addl	%ebx,%ebp	
leal	1518500249(%rax,%rsi,1),%edi	
movl	%r12d,%ebx	
movl	16(%r9),%eax	
movl	%ebp,%esi	
xorl	%edx,%ebx	
	Indocrypt 2011. Tutorial. Shay Gueron	8

#### The SHA-256 algorithm – Update: • The compression function: • For i = 0 to 63 – Input: • 512 bit of message • h0 ... h7 – eight 32-bit values (from previous compression) - Message scheduling: • Break input message into 16 32-bit big-endian words w[i]; 0≤ i ≤15 • For i = 16 to 63: - s0 = ror(w[i-15],7) ^ ror(w[i-15],18) ^ (w[i-15] >> 3) - s1 = ror(w[i-2], 17) ^ ror(w[i-2], 19) ^ (w[i-2] >> 10) - w[i] = w[i-16] + s0 + w[i-7] + s1 – Init: • a= h0; b= h1; c= h2; d= h3; e= h4; f= h5; g= h6; h= h7 Indocrypt 2011. Tutorial. Shay Gueron



- s0 = ror(a, 2) ^ ror(a, 13) ^ ror(a, 22)
- maj = (a & b) ^ (a & c) ^ (b & c)
- t2 = s0 + maj
- s1 = ror(e, 6) ^ ror(e, 11) ^ ror(e, 25)
- ch = (e & f) ^ ((~e) & g)
- t1 = h + s1 + ch + k[i] + w[i]
- h = g; g = f; f = e; e = d + t1; d = c; c = b; b = a; a = t1 + t2

Add to previous hash value:

- h0 = h0 + a; h1 = h1 + b;h2 = h2 + c; h3 = h3 + d
- h4 = h4 + e; h5 = h5 + f; h6 = h6 + g; h7 = h7 + h
- SHA-512 is similar, but all values are 64bit; the number of rounds is 80; the shift/rotate "immediates" are different

Indocrypt 2011. Tutorial. Shay Gueron

# The SHA-256 algorithm - implementation

– Snipp	et from OpenSSL:	TIOVI	seax, sri4d
		rorl	\$2,%r11d
1	0-04 0-124	rorl	\$13,%r13d
LOVI	5160, 51150	movl	%eax,%r15d
movi	%r8d,%r14d	addl	(%rbp,%rdi,4),%r12d
movl	%r9d,%r15d	xorl	%r13d,%r11d
rorl	\$6,%r13d	rorl	\$9,%r13d
rorl	\$11,%r14d	orl	%ecx,%r14d
xorl	%r10d,%r15d	xorl	%r13d,%r11d
xorl	%r14d,%r13d	andl	%ecx,%r15d
rorl	\$14,%r14d	addl	%r12d,%edx
andl	%r8d,%r15d	andl	%ebx,%r14d
movl	%r12d,0(%rsp)	addl	%r12d,%r11d
xorl	%r14d,%r13d	orl	%r15d.%r14d
xorl	%r10d,%r15d	leag	l(%rdi).%rdi
addl	%r11d,%r12d	addl	%r14d.%r11d
movl	%eax,%r11d	morri	4 (Srei) Sr12d
addl	%r13d,%r12d	110011	4(0131),01124
addl	%r15d,%r12d		
movl	%eax,%r13d		
		Indeep at 2011 Tutorial Cha	. Cueres
		muocryprzoff, futorial, Sha	y Gueron

## Efficient instructions choices for the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> processors

#### • First observation:

- The latency of LEA instructions with three source operands (or under some other specific situations) is 3 cycles latency.
- Therefore, substituting all (or some) of the occurrences of three source LEA in a given code, with an alternative code sequence can improve the resulting performance.

Indocrypt 2011. Tutorial. Shay Gueron

<b>Example 1:</b> consider the following recurrence relation:	Ortion 1	Option 2:	Option 3:
$a_0 = 0, a_1 = 0, a_n = (a_{n-1} + a_{n-2} + k) \mod 0$	(three source LEA)	(add)	(two source LEA)
2 <sup>III</sup> , for n ≥ 2 (k is a constant)	<pre>#define K 1 uint32 an=0; uint32 N = mi_N;asm{ mov ecx, N xor esi, esi xor edx, edx cmp ecx, 2 jb finished dec ecx loop1: mov edi, esi lea esi, [K+esi+edx] and esi, 0xF mov edx, edi dec ecx jnz loop1 finished: mov a, esi }</pre>	#define K 1 uint32 an=0; uint32 N = mi_N; asm{ mov ecx, N xor esi, esi xor edx, edx cmp ecx, 2 jb finished dee ecx loop1: mov edi, esi add esi, dxf mov edi, esi add esi, dxf mov edx, edi dee ecx finished: mov an, esi }	<pre>#define k 1 uint32 an=0; uint32 N = m_[N;asm{     mov ecx, N     xor esi, esi     mov ecx, K     cmp ecx, 2     jb finished     mov eax, 2     dec ecx     loop1:     mov edi, esi     lea esi, [esi+edx]     lea esi, [esi+edx]     lea esi, [edi+K]     and esi, OxFF     dec ecx     jnz loop1     finished     mov an, esi   } }</pre>
	Performance of	on a 2 <sup>nd</sup> Generation Intel <sup>®</sup> Co	ore™ processor
	Option 2	2.7 Cycles/Iteration	0.386 Cycles/Instruction
	Option 3	2 Cycles/Iteration	0.333 Cycles/Instructions
Indocrypt 20	11. Tutorial. Shay Gueror	1	13

# Efficient instructions choices for the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> processors – cont.

- Second observation
- The SHLD instruction: SHLD reg1, reg2, imm8
  - Concatenates the registers reg1 and reg and shifts them to the left by the constant amount specified by imm8.
  - If reg1=reg2 we get rotation
  - Applies equivalently to right or left rotations
- In the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> processors family:
  - SHLD by a constant has throughput 1 (and all shifts affect no flags)
  - Therefore: using SHLD reg1, reg1, imm8 (or SHRD reg1, reg1, imm8) for rotating a double-word (32-bit) or a quad-word (64-bit) by a constant, is faster than using the ROL/ROR instruction for this purpose.

Indocrypt 2011. Tutorial. Shay Gueron

Example 1: The SHA-256 compression: for i = 16 to 79 $s0 = Right-Rotate(w[i-15],7) \oplus Right-Rotate(i)$ $s1 = Right-Rotate(w[i-2],17) \oplus Right-Rotate(i)$	w[i-15],18)⊕ (w[i-15]>>3) w[i-2],19)⊕ (w[i-2]>>10)			
w[i] = w[i-16] + s0 + w[i-7] + s1	Option 1 (using RC	)L)	Op	otion 2: (using SHLD)
end	mov rax, W		mov rax,	W
	mov r8d, [rax]		mov r8d,	[rax]
	mov r10d,[rax+4]		mov r100	d,[rax+4]
	mov r9d, [rax+44]		mov r9d,	[rax+44]
	mov r15d,[rax+56]		mov r150	1,[rax+56]
	add r8d, r9d		add r8d,	r9d
	mov r11d, r10d		mov r110	d, r10d
Don't try this at home	mov r12d, r10d		mov r120	1, 1100
•	mov r15d r12d		mov r15	1,1130 1,1130
NOTE	rol r10d 25		shid r10c	r10d 25
This trick is advisable only	rol r13d 15		shid r13c	r13d 15
For the 2nd Generation core	shr r12d, 3		shr r12d,	3
I of the 2 Generation core	shr r15d, 10		shr r15d,	10
	xor r10d, r12d		xor r10d,	r12d
	xor r13d, r15d		xor r13d,	r15d
	rol r11d, 14		shld r11c	l, r11d, 14
	rol r14d, 13		shld r14c	l, r14d, 13
	xor r10d, r11d		xor r10d,	r11d
	add r8d, r10d		add r8d,	r10d
	xor r13d, r14d		xor r13d,	r14d
	add r8d, r13d		add r8d, r13d	
	mov [rax+64], r80	and Compared	mov (rax	+64], r80
		Core™ Proce	essors	Intel <sup>®</sup> Core <sup>™</sup> processors
	Option 1	8 Cycles/Loo	p iteration	7.1 Cycles/Loop iteration
	Option	6.6 Cycles/Lo	ор	10.2 Cycles/Loop iteration
Indoo	crypt 2011. Tutorial. Shay Guer	operation		15



Results on the 2<sup>ND</sup> GENERATION INTEL<sup>®</sup> CORE<sup>™</sup> PROCESSOR SHA-1 (Update function; performance in Cycles/Byte) OpenSSL OpenSSL OpenSSL Intel optimized Intel optimized 1.0.0e code using SSE code using SSE 1.0.0e 1.0.0e optimized by optimized by instructions\* instructions\* replacing ROL replacing ROL With ROL with SHLD by SHLD, replaced by and avoiding SHLD (after three source compilation) LEA 7.79 6.72 6.55 6.58 5.75 In addition: Andy Polyakov of the OpenSSL development team included the optimization discussed here, together with optimization in \*, together with the use of non-destructive AVX instructions and other optimization achieved performance of 5.18 C/B. \*M. Locktyukhin, Improving the Performance of the Secure Hash Algorithm (SHA-1), Intel. http://software.intel.com/en-us/articles/improving-the-performance-of-the-secure-hashalgorithm-1/ (March 2010). Indocrypt 2011. Tutorial. Shay Gueron 17





IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

#### Part V: SHA-256/SHA-512 Parallelizing message schedules to accelerate hash computations

Shay Gueron University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron



# SHA-256 message scheduling

#### • The compression function:

– Input:

- 512 bit of message
- h0 ... h7 32bit values with the hash value from previous compress
- Message scheduling:
  - Break input message into 16 32-bit big-endian words w[i];  $0 \le i \le 15$
  - For i = 16 to 63:
    - s0 = ror(w[i-15],7) ^ ror(w[i-15],18) ^ (w[i-15] >> 3)
       s1 = ror(w[i-2],17) ^ ror(w[i-2],19) ^ (w[i-2] >> 10)
    - s1 = ror(w[i-2], 17) \* ror(w[i-2], 19) \* (w[i-- w[i] = w[i-16] + s0 + w[i-7] + s1

– Init:

• a= h0; b= h1; c= h2; d= h3; e= h4; f= h5; g= h6; h= h7

Indocrypt 2011. Tutorial. Shay Gueron

# SHA-256 – current implementation

for(i=0; i<64; i++)
{
 if(i<16)
 {
 w[i] = bswap\_32(msg[i]);
 }
 else
 {
 S0 = rotr(w[i-15],7)^rotr(w[i-15],18)^(w[i-15]>>3);
 S1 = rotr(w[i-2],17)^rotr(w[i-2],19)^(w[i-2]>>10);
 w[i] = w[i-16] + S0 + w[(-7] + S1;
 }
}

}

Indocrypt 2011. Tutorial. Shay Gueron

# Quadrupled message scheduling QMS: computed 4 message schedules in parallel Use SSE4/AVX instructions. Details in: S. Gueron, V. Krasnov. Speeding up software implementation of SHA2 by processing multiple message schedules of a single message (to be published)



Indocrypt 2011. Tutorial. Shay Gueron







# Results – cont'd

Performance of SHA-256 on Atom, Core<sup>™</sup> 2 Duo, "Westmere" and "Sandy Bridge" processors, as a function of the hashed buffer size (performance reported in cycles per byte (C/B); lower count means faster). Comparison between the OpenSSL 1.0.0e and the QMS method









IndoCrypt 2011 - Tutorial

#### Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

**Shay Gueron** 

University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

IndoCrypt 2011 - Tutorial Software Optimizations for Cryptographic Primitives on General Purpose x86\_64 platforms

#### Part VI: RSA acceleration How Fast can RSA go on General Purpose Processors?

Shay Gueron University of Haifa Department of Mathematics, Faculty of Natural Sciences, University of Haifa, Israel

> Intel Corporation Intel Corporation, Israel Development Center, Haifa, Israel

> > shay@math.haifa.ac.il

IndoCrypt 2011, December 11-14, 2011 Chennai, India

Indocrypt 2011. Tutorial. Shay Gueron



# RSA in general 1

#### – 2n-bit modulus N = P x Q

- P, Q are n-bit primes.
- Can assume on RSA keys:  $2^{n-1} < P$ ,  $Q < 2^n$ . (in OSSL: by construction)
- 2n-bit private exponent (private key) d.
- RSA Decryption is the heavy operation: 2n-bit C<sup>d</sup> mod N
  - A server workload.
- Using CRT (algorithm to get 4x speedup)
  - Pre-compute: d<sub>1</sub> = d mod (P-1), d<sub>2</sub> = d mod (Q-1), Qinv = Q<sup>-1</sup> mod P.
  - Convert problem to two n-bit modular exponentiations
  - $M_1 = C^{d1} \mod P$  and  $M_2 = C^{d2} \mod Q$
  - Recombine C<sup>d</sup> mod N = M<sub>2</sub>+(Qinv x (M<sub>1</sub>-M<sub>2</sub>) mod P) x Q (negligible)
- RSA performance ~ 2 x n-bit mod-exp

Indocrypt 2011. Tutorial. Shay Gueron

# RSA in general 2

- For example: RSA2048
- $2n=2048 \rightarrow$  we measure 1024-bit mod-exp
  - Input: a, x, m; output a<sup>x</sup> mod m
    - a, x, m are 1024-bit
  - RSA key is re-used  $\rightarrow$  Pre-computations allowed
  - Some used for mod-exp with Montgomery Multiplication
    - OpenSSL has : R = 2<sup>2048</sup> mod m (1024-bit)
    - k0 = -m<sup>-1</sup> mod 2<sup>64</sup>
- (64-bit)

6

• (m is the 1024-bit modulus)

Indocrypt 2011. Tutorial. Shay Gueron



## Montgomery Multiplications

- m: odd integer (modulus)
- a, b: integers such that  $0 \le a, b < m$
- t: a positive integer
- MM (a, b) =  $a \times b \times 2^{-t} \mod m$ .
  - $2^t$  is the Montgomery parameter.
- Montgomery multiplication is a most efficient method for computing modular exponentiation
  - Does not require division

Indocrypt 2011. Tutorial. Shay Gueron



# Word-by-Word Montgomery Multiplication (WW-MM)

Input:  $m < 2^n$  (odd modulus),  $0 \le a, b, < m, n=s \times k$ Output: a×b×2<sup>-n</sup> mod m we use s=64 (due to 64-bit architecture) Pre-computed:  $k0 = -m^{-1} \mod 2^{s}$ 1. T = a×b n=512 or 1024 (depending on RSA key) For i = 1 to k do Giving: k = 8 (512-bit) and k=16 (1024 bit)  $T1 = T \mod 2^s$ 2.  $Y = T1 \times k0 \mod 2^s$ 3. Algorithm is well suited for architectures 4.  $T2 = Y \times m$ with an s-bit multiplier and adder. Specifically, s=64 is a natural choice for the 5. T3 = (T + T2)64-bit architectures (x86-64)  $T = T3 / 2^{s}$ 6. End For Scales naturally with key size 7. If  $T \ge m$  then X = T - m; Final reduction step (7) needs to be side else X = T channel protected Return X Indocrypt 2011. Tutorial. Shay Gueron 11











1/2/2012



1/2/2012



#### **Comparing WW-AMM and TSF-AMM** • Different number of (pre-computed) constants - (RSAZ) WW-AMM: • One 512-bit value ; One 64-bit value - (RSAX) TSF-AMM: • Eight 512-bit pre-computed values • Two 512-bit constants M1, M2; One 128-bit (k1) • (RSAZ) WW-AMM: - Easily reverted to WW-MM (no need to require $2^{n-1} < m < 2^n$ ) - OpenSSL compatible: Integrates naturally into OpenSSL interface - Already absorbed into main tree of the coming OpenSSL version • (RSAX) TSF-AMM - Requires tailored (nonstandard) interface for OpenSSL Integrated an "engine" (thus outside FIPS boundary) 23

Indocrypt 2011. Tutorial. Shay Gueron

## WW-AMM and TSF-AMM: numbers

	OpenSSL 1.0.0e (WW-MM)	TSF-AMM (from RSAX patch)	WW-AMM
		CPU Cycles	
Processor		512-bit AMM	
Westmere	924	710	637
Sandy Bridge	594	453	428
		512-bit AMSQR	
Westmere	N/A	588	550
Sandy Bridge	N/A	401	342
Brovious constatio	n 2010 Intol® Corol	1 processor: \4/\4/ A	Mic 22% factor

Previous generation 2010 Intel<sup>®</sup> Core<sup>™</sup> processor: WW-AMM is 33% faster than the OpenSSL implementation, and 12% faster than the TSF-AMM of [11].

2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> processor: all three algorithms run significantly faster (by more than 30%); WW-AMM remains the fastest one. 24

# The 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> is faster

- Improved unsigned 64-bit multiplication (MUL) and add-with-carry (ADC) instructions
  - In the 2<sup>nd</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor
    - MUL: latency 4 cycles
       Was 9 cycles
    - ADC (with immediate=0): latency 1 cycle - Was 2 cycles
  - "Decoded Instruction Cache"
    - Cache decoded instructions
    - execute them faster when they are re-invoked.
    - Optimize algorithms by making its code stay resident in cache.

25

Indocrypt 2011. Tutorial. Shay Gueron

# RSAZ – savings at exponent level

#### **OpenSSL** pseudo flow

1. a' = MM (a, c2) 2. m[0] = MM (c2, 1) 3. m[1] = a' 4. For i = 2, ..., 2<sup>w</sup>-1 4.1. m[i] = MM (m[i-1], a') End For 5. Store m[0], ..., m[2<sup>w</sup>-1] in a table (A) 6. Retrieve m[0] from table A 7. h = m[0] 8. For i = k, ..., 0 do 8.1. For j = 1, ..., w 8.1.1. h = MM (h,h) End For 8.2. Retrieve m[xi] from A 8.3. h = MM (h, m[xi]) End For 9. h = MM (h, 1)

#### **RSAZ** pseudo flow 1. a' = AMM(a, c2)2. m[0] = $2^{512}$ – m // Save a multiplication 3. m[1] = a' 4. For i = 1, ..., 2<sup>w-1</sup>-1 4.1. m[i×2] = AMSQR(m[i]) // Use square 4.2. m[i×2 + 1] = AMM(m[i×2], a') End For 5. Store m[0], ..., m[2<sup>w</sup>-1] in a table A 6. Retrieve m[xk] from table A // Optimized table 7. h = m[xk]8. For i = k-1, ..., 0 do // Save an iteration 8.1. For j = 1, ..., w 8.1.1. h = AMSQR (h) // Use square End For 8.2. Retrieve m[xi] from table A 8.3. h = AMM(h, m[xi]) End For 9. h = AMM(h, 1) 26

Indocrypt 2011. Tutorial. Shay Gueror

# Optimizing the w-ary exponentiation's Store/Retrieve

- Cache based side channel attacks are a recent threat to software implementations of cryptographic algorithms.
  - Due to such vulnerabilities, modular exponentiation code need to be written in a way that its memory access patterns (at the granularity of a cache line) do not leak secret information. This requires a special method for storing (in memory) and retrieving values from table A

# Optimizing the w-ary exponentiation's Store/Retrieve

- For n=512 and w=5, table holds 2<sup>w</sup>=32 values, each of 512-bit.
- OpenSSL tackles the problem by storing the bytes of each such value at addresses spaced by 2<sup>w</sup> bytes.
  - Reading a 512-bit value from the scattered table involves 64 move operations to/from memory (all cache lines are accessed, thus dependency on the exponent bits is avoided).
  - For platforms where the cache lines consist of 64 bytes (the more common case), this implementation supports window sizes of up to w=6
  - (if the cache lines consist of 32 bytes, the implementation supports window size of up to w=5).

27

# Optimizing the w-ary exponentiation's Store/Retrieve

- Reference [1] proposes a useful optimization
  - Tailored to platforms with cache lines of 64 bytes and the choice w=5.
  - The 32 values of the table are split into 16-bit "words", which are stored at addresses spaced by 2<sup>w+1</sup> words (i.e., 2×2<sup>w</sup> bytes).
  - This way, each 512-bit value of the table has one word in each of the cache lines spanned by the table.
  - Retrieving a value from the table involves only 32 move operations half the number required by the OpenSSL implementation
  - (albeit with (acceptable) loss of generality).

# Optimizing the w-ary exponentiation's Store/Retrieve

- Our optimization:
  - Side channel store/retrieve protection has high cost
  - We choose a window size of w=4
  - Table has only 2<sup>w</sup>=16 512-bit values.
  - This allows for scattering these 16 values in 32-bit "dwords" with spacing of 2<sup>w</sup> dwords (i.e., 4×2<sup>w</sup> bytes).
  - The choice w=4 requires 144 AMM's (9 more than with w=5).
  - On the other hand, retrieving a value from the table requires only 16 move operations, which is **half** the number of moves involved with the method of [1] and a **quarter** of the number of moves use by OpenSSL implementation.
  - In addition, the reduced table size with w=4 saves 1024 bytes (sixteen cache lines) in the first level cache, compared to w=5.

29





# The coming OpenSSL 1.1.0

- A (near) future version of OpenSSL
  - Significantly faster than current OpenSSL 1.0.0e
    - Available as a "development branch" from OpenSSL site
    - Still unofficial ver. but will become official (soon, the new baseline)
- Improvements in RSA:
  - Borrows the ideas of RSAZ [1] (with due reference), from personal communications . Integrating a into OpenSSL main tree
    - Improved mod-exp implementation (any key size)
    - Dedicated modular square (MM) function
    - Assembly implementation with optimizations for sizes of 512/1024/2048 bit (although not with dedicated functions)
    - Dedicated fused multiply-gather function (for Store/Retrieve)

33

Indocrypt 2011. Tutorial. Shay Gueron

# 512-bit Modular Exponentiation

	512-bit	modular exponei	ntiation
	OpenSSL 1.0.0e constant time	RSAX (posted patch)	RSAZ (posted patch)
		CPU Cycles	
Previous Generation Intel <sup>®</sup> Core™	675,000	399,668	358,499
2 <sup>nd</sup> Generation Intel <sup>®</sup> Core™	435,400	258,133	230,959

- RSAZ is ~47% faster than OpenSSL and ~10% faster than RSAX

Indocrypt 2011. Tutorial. Shay Gueron

RSA1024					
		RSA:	1024		
	OpenSSL 1.0.0e constant time	RSAX (posted patch)	RSAZ (posted patch)	OpenSSL development branch (integrated RSAZ into main code)	
		openssl speed sign/s			
Previous Generation Intel <sup>®</sup> Core™	2,297	3,670	3,957	3,544	
2 <sup>nd</sup> Generation Intel <sup>®</sup> Core™	3,646	5,462	5,908	4,681	
RSAZ has X1.6	2-X1.72 the per	formance of Op	enSSL and ~X	1.08 that of RS	







# RSAZ references

- S. Gueron, "Efficient Software Implementations of Modular Exponentiation", <u>http://eprint.iacr.org/2011/239</u>
- S. Gueron and V. Krasnov. (OpenSSL patch); "Efficient and side channel analysis resistant 512bit and 1024-bit modular exponentiation for optimizing RSA1024 and RSA2048 on x86\_64 platforms" <u>http://marc.info/?l=openssl-dev&m=131365561615525&w=2</u>

#### Soon to come

- S. Gueron, "Efficient Software Implementations of Modular Exponentiation" (extended version).
- S. Gueron and V. Krasnov, "Speeding up Big-Number Squaring"

Indocrypt 2011. Tutorial. Shay Gueron